

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau


## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7: <b>G11C 5/14, 8/00, 11/408</b>	<b>A1</b>	(11) International Publication Number: <b>WO 00/10171</b> (43) International Publication Date: <b>24 February 2000 (24.02.00)</b>
(21) International Application Number: <b>PCT/US99/18536</b> (22) International Filing Date: <b>13 August 1999 (13.08.99)</b> (30) Priority Data: 09/134,488      14 August 1998 (14.08.98)      US 09/332,757      14 June 1999 (14.06.99)      US (71) Applicant: <b>MONOLITHIC SYSTEM TECHNOLOGY, INC.</b> [US/US]; 1020 Stewart Drive, Sunnyvale, CA 94086-3914 (US). (72) Inventors: <b>LEUNG, Wingyu</b> ; 10450 Orange Avenue, Cupertino, CA 95014-2825 (US). <b>HSU, Fu-Chieh</b> ; 21775 Congress Hall Lane, Saratoga, CA 95070-9714 (US). (74) Agent: <b>HOFFMAN, E., Eric</b> ; Bever & Hoffman, LLP, Suite 320, 2099 Gateway Place, San Jose, CA 95110-1017 (US).	(81) Designated States: <b>JP</b> , European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	

## (54) Title: ON-CHIP WORD LINE VOLTAGE GENERATION FOR DRAM EMBEDDED IN LOGIC PROCESS

## (57) Abstract

A memory system that includes a dynamic random access memory (DRAM) cell (300), a word line (303), and a CMOS word line driver (400) fabricated using a conventional logic process. The word line driver (400) is controlled to provide a positive boosted voltage and a negative boosted voltage to the word line (303), thereby controlling access to the DRAM cell (300). A positive boosted voltage generator (700) is provided to generate the positive boosted voltage, such that this voltage is greater than  $V_{dd}$  but less than  $V_{dd}$  plus the absolute value of a transistor threshold voltage  $V_t$ . Similarly, a negative boosted voltage generator (800) is provided to generate a negative boosted voltage, such that this voltage is less than  $V_{ss}$  by an amount less than  $V_t$ . A coupling circuit (600) is provided between the word line driver (400) and one of the positive or negative boosted voltage generators (700 or 800). The coupling circuit (600) couples the word line driver (400) to the selected one of the positive or negative boosted word line generators only when the word line (303) is activated. The positive boosted voltage generator (700) includes a charge pump control circuit (1000) that limits the positive boosted voltage to a voltage less than  $V_{dd}$  plus  $V_t$ . Similarly, the negative boosted voltage generator (800) includes a charge pump control circuit (1100) that limits the negative boosted voltage to a voltage greater than  $V_{ss}$  minus  $V_t$ .



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

ON-CHIP WORD LINE VOLTAGE GENERATION FOR DRAM  
EMBEDDED IN LOGIC PROCESS

Wingyu Leung

Fu-Chieh Hsu

RELATED APPLICATIONS

The present application is a continuation-in-part of commonly owned co-pending U.S. Patent Application Serial No. 09/134,488, "Memory Cell For DRAM Embedded in Logic" by Wingyu Leung and Fu-Chieh Hsu, filed August 14, 1998.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to Dynamic Random Accessible Memory (DRAM). More particularly, this invention relates to DRAM fabricated using a conventional logic process. This invention further relates to the on-chip generation of precision voltages for the operation of DRAM embedded or fabricated using a conventional logic process.

Related Art

Fig. 1A is a schematic diagram of a conventional DRAM cell 100 that is fabricated using a conventional logic process. Fig. 1B is a cross sectional view of DRAM cell 100. As used herein, a conventional logic process is defined as a semiconductor fabrication process that uses only one layer of polysilicon and provides for either a single-well or twin-well structure. DRAM cell 100 consists of a p-channel MOS access transistor 1 having a gate terminal 9 connected to word line 3, a drain terminal 17 connected to bit line 5, and a source terminal 18 connected to the gate 11 of a p-channel MOS transistor 2. P-channel transistor 2 is configured to operate as a charge storage capacitor. The source and drain 19 of transistor 2 are commonly connected. The source, drain

1 and channel of transistor 2 are connected to receive a  
2 fixed plate bias voltage  $V_{pp}$ . The  $V_{pp}$  voltage is a positive  
3 boosted voltage that is higher than the positive supply  
4 voltage  $V_{dd}$  by more than a transistor threshold voltage  $V_t$ .

5 As used herein, the electrode of the charge storage  
6 capacitor is defined as the node coupled to the access  
7 transistor, and the counter-electrode of the charge  
8 storage capacitor is defined as the node coupled to  
9 receive a fixed plate bias voltage. Thus, in DRAM cell  
10 100, the gate 11 of transistor 2 forms the electrode of  
11 the charge storage capacitor, and the channel region of  
12 transistor 2 forms the counter-electrode of the charge  
13 storage capacitor.

14 To improve soft-error-rate sensitivity of DRAM cell  
15 100, the cell is fabricated in an n-well region 14 which  
16 is located in a p-type substrate 8. To minimize the sub-  
17 threshold leakage of access transistor 1, n-well 14 is  
18 biased at the  $V_{pp}$  voltage (at n-type contact region 21).  
19 However, such a well bias increases the junction leakage.  
20 As a result, the bias voltage of n-well 14 is selected  
21 such that the sub-threshold leakage is reduced without  
22 significantly increasing the junction leakage. When  
23 storing charge in the storage capacitor, bit line 5 is  
24 brought to the appropriate level (i.e.,  $V_{dd}$  or  $V_{ss}$ ) and word  
25 line 3 is activated to turn on access transistor 1. As a  
26 result, the electrode of the storage capacitor is charged.  
27 To maximize the stored charge, word line 3 is required to  
28 be driven to a negative boosted voltage  $V_{bb}$  that is lower  
29 than the supply voltage  $V_{ss}$  minus the absolute value of the  
30 threshold voltage ( $V_{tp}$ ) of access transistor 1.

31 In the data retention state, access transistor 1 is  
32 turned off by driving word line 3 to the  $V_{dd}$  supply  
33 voltage. To maximize the charge storage of the capacitor,  
34 the counter electrode is biased at the positive boosted  
35 voltage  $V_{pp}$ . The plate voltage  $V_{pp}$  is limited by the oxide

1 breakdown voltage of the transistor 2 forming the charge  
2 storage capacitor.

3 DRAM cell 100 and its variations are documented in  
4 U.S. Patent No. 5,600,598, entitled "Memory Cell and  
5 Wordline Driver For Embedded DRAM in ASIC Process," by K.  
6 Skjaveland, R. Township, P. Gillingham (hereinafter  
7 referred to as "Skjaveland et al."), and "A 768k Embedded  
8 DRAM for 1.244Gb.s ATM Switch in a 0.8um Logic Process,"  
9 P. Gillingham, B. Hold, I. Mes, C. O'Connell, P.  
10 Schofield, K. Skjaveland, R. Torrance, T. Wojcicki, H.  
11 Chow, Digest of ISSCC, 1996, pp. 262-263 (hereinafter  
12 referred to as "Gillingham et al."). Both Skjaveland et  
13 al. and Gillingham et al. describe memory cells that are  
14 contained in an n-well formed in a p-type substrate.

15 Fig. 2 is a schematic diagram of a word line control  
16 circuit 200 including a word line driver circuit 201 and a  
17 word line boost generator 202 described by Gillingham et  
18 al.. Word line control circuit 200 includes p-channel  
19 transistors 211-217, inverters 221-229, NAND gates 231-232  
20 and NOR gate 241, which are connected as illustrated.  
21 Word line driver 201 includes p-channel pull up transistor  
22 211, which enables an associated word line to be pulled up  
23 to the  $V_{dd}$  supply voltage. P-channel pull down transistors  
24 212-217 are provided so that the word line can be boosted  
25 down to a negative voltage (i.e., -1.5V) substantially  
26 below the negative supply voltage  $V_{ss}$ . However, the p-  
27 channel pull down transistors 212-217 have a drive  
28 capability much smaller (approximately half) than an NMOS  
29 transistor of similar size. As a result, the word line  
30 turn on of Gillingham et al. is relatively slow (>10ns).  
31 Furthermore, in the data retention state, word line driver  
32 201 only drives the word line to the  $V_{dd}$  supply voltage.  
33 As a result, the sub-threshold leakage of the access  
34 transistor in the memory cells may not be adequately  
35 suppressed.

1 DRAM cells similar to DRAM cell 100 have also been  
2 formed using n-channel transistors fabricated in a p-type  
3 well region. To maximize stored charge in such n-channel  
4 DRAM cells during memory cell access, the associated word  
5 line is driven to a voltage higher than the supply voltage  
6  $V_{dd}$  plus the absolute value of the threshold voltage ( $V_{th}$ )  
7 of the access transistor. In the data retention state,  
8 the n-channel access transistor is turned off by driving  
9 the word line to  $V_{ss}$  supply voltage (0 Volts). To maximize  
10 the charge storage of the capacitor in an n-channel DRAM  
11 cell, the counter electrode is biased at a plate voltage  
12  $V_{bb}$  that is lower than the  $V_{ss}$  supply voltage..

13 A prior art scheme using n-channel DRAM cells  
14 includes the one described by Hashimoto et al. in "An  
15 Embedded DRAM Module using a Dual Sense Amplifier  
16 Architecture in a Logic Process", 1997 IEEE International  
17 Solid-State Circuits Conference, pp. 64-65 and 431. A p-  
18 type substrate is used, such that the memory cells are  
19 directly in contact with the substrate and are not  
20 isolated by any well structure. In the described design,  
21 substrate bias is not permitted. Moreover, application of  
22 a negative voltage to the word line is not applicable to  
23 ASICs that restrict substrate biasing to be zero.  
24 Consequently, the architecture achieves a negative gate-  
25 to-source voltage ( $V_{gs}$ ) by limiting bit line swing. The  
26 negative  $V_{gs}$  voltage reduces sub-threshold leakage in the  
27 memory cells. Hashimoto et al. fails to describe the  
28 structure of the word line driver.

29 It would therefore be desirable to have a word line  
30 driver circuit that improves the leakage currents in DRAM  
31 cells fabricated using a conventional logic process.  
32 Moreover, it would be desirable to have improved methods  
33 for biasing DRAM cells fabricated using a conventional  
34 logic process.

1     SUMMARY

2           Accordingly, the present invention provides a memory  
3     system that includes a dynamic random access memory (DRAM)  
4     cell, a word line, and a CMOS word line driver fabricated  
5     using a conventional logic process. The word line driver  
6     is controlled to selectively provide a positive boosted  
7     voltage and a negative boosted voltage to the word line,  
8     thereby controlling access to the DRAM cell.

9           A positive boosted voltage generator is provided to  
10    generate the positive boosted voltage, such that the  
11    positive boosted voltage is greater than the  $V_{dd}$  supply  
12    voltage but less than the  $V_{dd}$  supply voltage plus the  
13    absolute value of a transistor threshold voltage  $V_t$ .

14          Similarly, a negative boosted voltage generator is  
15    provided to generate the negative boosted voltage, such  
16    that the negative boosted voltage is less than the  $V_{ss}$   
17    supply voltage, but greater than the  $V_{ss}$  supply voltage  
18    minus the absolute value of a transistor threshold voltage  
19     $V_t$ .

20          A coupling circuit is provided between the word line  
21    driver and one of the positive or negative boosted voltage  
22    generators. For example, if the DRAM cell is constructed  
23    from PMOS transistors, then the coupling circuit couples  
24    the word line driver to the negative boosted word line  
25    generator. When the DRAM cell is being accessed, the  
26    coupling circuit couples the word line driver to the  
27    negative boosted voltage, thereby turning on the p-channel  
28    access transistor of the DRAM cell. However, when the  
29    DRAM cell is not being accessed, the coupling circuit  
30    couples the word line driver to the  $V_{ss}$  supply voltage,  
31    thereby minimizing leakage currents associated with the  
32    negative boosted voltage.

33          In this embodiment, the coupling circuit can be  
34    configured to provide the  $V_{ss}$  supply voltage to the word  
35    line driver when the word line is first activated. When  
36    the voltage on the word line falls below the  $V_{dd}$  supply

1 voltage, the coupling circuit provides the negative  
2 boosted voltage to the word line driver.

3 Conversely, if the DRAM cell is constructed from NMOS  
4 transistors, then the coupling circuit couples the word  
5 line driver to the positive boosted word line generator.  
6 When the DRAM cell is being accessed, the coupling circuit  
7 couples the word line driver to the positive boosted  
8 voltage, thereby turning on the n-channel access  
9 transistor of the DRAM cell. However, when the DRAM cell  
10 is not being accessed, the coupling circuit couples the  
11 word line driver to the  $V_{dd}$  supply voltage, thereby  
12 minimizing leakage currents associated with the positive  
13 boosted voltage.

14 In this embodiment, the coupling circuit can be  
15 configured to provide the  $V_{dd}$  supply voltage to the word  
16 line driver when the word line is first activated. When  
17 the voltage on the word line rises above the  $V_{ss}$  supply  
18 voltage, the coupling circuit provides the positive  
19 boosted voltage to the word line driver.

20 The positive boosted voltage generator includes a  
21 charge pump control circuit that limits the positive  
22 boosted voltage to a voltage less than  $V_{dd}$  plus  $V_t$ .  
23 Similarly, the negative boosted voltage generator includes  
24 a charge pump control circuit that limits the negative  
25 boosted voltage to a voltage greater than  $V_{ss}$  minus  $V_t$ .  
26 The positive and negative boosted voltages are limited in  
27 this manner because, for normal logic applications using  
28 sub 0.25 micron processes, the gate oxide breakdown  
29 voltage is usually less than a threshold voltage  $V_t$  above  
30 the positive supply voltage  $V_{dd}$ .

31 The positive boosted voltage generator includes a  
32 charge pump control circuit that limits the positive  
33 boosted voltage to a voltage that is greater than the  $V_{dd}$   
34 supply voltage by less than one transistor threshold  
35 voltage. In one embodiment, this charge pump control  
36 circuit includes a first p-channel transistor having a



1 source coupled to the  $V_{dd}$  supply voltage and a drain  
2 coupled to a first reference current source. The gate of  
3 the first p-channel transistor is coupled to the gate of a  
4 second p-channel transistor. The first and second p-  
5 channel transistors have first and second channel widths,  
6 respectively, wherein the second channel width is greater  
7 than the first channel width. A second reference current  
8 source is coupled to the drain of the second p-channel  
9 transistor. The drain of the second p-channel transistor  
10 provides an inhibit control signal for the charge pump  
11 control circuit. A third p-channel transistor has a gate  
12 and a drain connected to a source of the second p-channel  
13 transistor, and a source coupled to receive the positive  
14 boosted voltage. The ratio of the first and second  
15 channel widths is selected such that the inhibit control  
16 signal is asserted when positive boosted voltage is less  
17 than one transistor threshold voltage greater than the  $V_{dd}$   
18 supply voltage. In one embodiment, the first reference  
19 current source has a negative temperature coefficient to  
20 compensate for temperature effects of the second p-channel  
21 transistor. The second reference current source can be  
22 provided with a positive temperature coefficient to  
23 compensate for temperature effects of the third p-channel  
24 transistor.

25 Similarly, the negative boosted voltage generator  
26 includes a charge pump control circuit that limits the  
27 negative boosted voltage to a voltage that is less than  
28 the  $V_{ss}$  supply voltage by less than one transistor  
29 threshold voltage  $V_t$ . In one embodiment, this charge pump  
30 control circuit includes a first n-channel transistor  
31 having a source coupled to the  $V_{ss}$  supply voltage and a  
32 drain coupled to a first reference current source. The  
33 gate of the first n-channel transistor is coupled to the  
34 gate of a second n-channel transistor. The first and  
35 second n-channel transistors have first and second channel  
36 widths, respectively, wherein the second channel width is

1 greater than the first channel width. A second reference  
2 current source is coupled to the drain of the second n-  
3 channel transistor. The drain of the second n-channel  
4 transistor provides an inhibit control signal for the  
5 charge pump control circuit. A p-channel transistor has a  
6 source coupled to the source of the second n-channel  
7 transistor, and a drain and gate coupled to receive the  
8 negative boosted voltage. The ratio of the first and  
9 second channel widths is selected such that the inhibit  
10 control signal is asserted when negative boosted voltage  
11 is greater than the  $V_{SS}$  supply voltage minus the absolute  
12 value of a transistor threshold voltage  $V_t$ . In one  
13 embodiment, the first reference current source has a  
14 negative temperature coefficient to compensate for  
15 temperature effects of the second n-channel transistor.  
16 The second reference current source can be provided with a  
17 positive temperature coefficient to compensate for  
18 temperature effects of the p-channel transistor.

19 The present invention will be more fully understood  
20 in view of the following description and drawings.  
21

#### 22 BRIEF DESCRIPTION OF THE DRAWINGS

23 Fig. 1A is a schematic diagram of a conventional DRAM  
24 memory cell formed by p-channel MOS transistors fabricated  
25 using a conventional logic process.

26 Fig. 1B is a cross sectional diagram of the DRAM  
27 memory cell of Fig. 1A.

28 Fig. 2 is a schematic diagram of a conventional word  
29 line control circuit, including a word line driver and a  
30 word line voltage generator.

31 Fig. 3A is a schematic diagram of a DRAM memory cell  
32 that is supplied by voltage sources in accordance with one  
33 embodiment of the present invention.

34 Fig. 3B is a cross sectional view of the DRAM memory  
35 cell of Fig. 3A.

1           Fig. 3C is a layout view of the DRAM memory cell of  
2           Fig. 3A in accordance with one embodiment of the present  
3           invention.

4           Fig. 3D is a cross sectional view of the DRAM memory  
5           cell of Fig. 3A in accordance with another embodiment of  
6           the present invention.

7           Fig. 4 is a schematic diagram of a word line driver  
8           in accordance with one embodiment of the present  
9           invention.

10          Fig. 5 is a block diagram illustrating a word line  
11          driver system that includes a first plurality of word line  
12          drivers, a second plurality of  $V_{SSB}$  coupling circuits, a  
13           $V_{CCB}$  voltage generator and a  $V_{BBS}$  voltage generator in  
14          accordance with one embodiment of the present invention.

15          Fig. 6 is a schematic diagram of a  $V_{SSB}$  coupling  
16          circuit in accordance with one embodiment of the present  
17          invention.

18          Fig. 7 is a waveform diagram illustrating various  
19          signals generated during the operation of the  $V_{SSB}$  coupling  
20          circuit of Fig. 6.

21          Fig. 8 is a block diagram of  $V_{CCB}$  and  $V_{SSB}$  boosted  
22          voltage generators in accordance with one embodiment of  
23          the present invention.

24          Fig. 9A is a simplified schematic diagram of a charge  
25          pump control circuit used in a conventional positive  
26          boosted voltage generator.

27          Fig. 9B is a simplified schematic diagram of a charge  
28          pump control circuit used in a conventional negative  
29          boosted voltage generator.

30          Fig. 10 is a schematic diagram of a  $V_{CCB}$  charge pump  
31          control circuit in accordance with the one embodiment of  
32          the present invention.

33          Fig. 11 is a schematic diagram of a  $V_{BBS}$  charge pump  
34          control circuit in accordance with the one embodiment of  
35          the present invention.

1 Figs. 12-17 are schematic diagrams of reference  
2 current sources in accordance with various embodiments of  
3 the present invention.

4 Fig. 18 is a schematic diagram of a word line driver  
5 and a  $V_{BEC}$  voltage coupling circuit in accordance with an  
6 embodiment of the present invention that uses NMOS  
7 transistors to form the DRAM cells.

8

9 DETAILED DESCRIPTION

10 The following describes the voltages and biasing of a  
11 DRAM memory fabricated using a conventional logic process  
12 which is a single or twin well process with a single  
13 polycrystalline silicon layer and one or more layers of  
14 metal. In the described examples, the positive supply  
15 voltage is designated as supply voltage  $V_{dd}$ . In general,  
16 the positive supply voltage  $V_{dd}$  can have a nominal value  
17 such as 3.3 Volts, 2.5 Volts, 1.8 Volts, etc., depending  
18 on the fabrication process. The ground supply voltage,  
19 having a nominal value of 0 Volts, is designated as supply  
20 voltage  $V_{ss}$ .

21 As shown in Fig. 3A, a DRAM memory cell used in the  
22 described embodiments consists of a p-channel access  
23 transistor 301 and a p-channel storage transistor 302 that  
24 is configured as a storage capacitor. The gate of the  
25 access transistor 301 is connected to word line 303 and  
26 the drain of access transistor 301 is connected to bit  
27 line 305. The source of access transistor 301 is coupled  
28 to the source region of transistor 302. In the described  
29 embodiment, only the source region of transistor 302 is  
30 actually formed (i.e., there is no drain region of  
31 transistor 302). In another embodiment, both the source  
32 and drain regions are formed, and these regions are  
33 commonly connected to the source of access transistor 301.  
34 The channel of transistor 302 forms the electrode of the  
35 storage capacitor, and the gate of transistor 302 forms  
36 the counter-electrode of the storage capacitor. The

1 channel of storage transistor 302 (i.e., the electrode of  
2 the storage capacitor) is coupled to the source of access  
3 transistor 301. The gate of transistor 302 (i.e., the  
4 counter-electrode of the storage capacitor) is connected  
5 to receive a negative boosted bias voltage  $V_{bb1}$ . The bias  
6 voltage  $V_{bb1}$  is limited by the break-down voltage ( $V_{bd}$ ) of  
7 the gate oxide of capacitor 302 and the highest voltage  
8 ( $V_1$ ) stored on the electrode. In general, bias voltage  $V_{bb1}$   
9 is set to a voltage that is greater than  $V_1$  minus  $V_{bd}$ . In  
10 the preferred embodiment,  $V_1$  is equal to the positive  
11 supply voltage  $V_{dd}$ , and bias voltage  $V_{bb1}$  is set to -0.3  
12 Volts.

13 In general, the bias voltage  $V_{bb1}$  is selected to have  
14 a magnitude less than one diode voltage drop. That is,  
15 the bias voltage  $V_{bb1}$  is selected to have a magnitude less  
16 than about 0.7 Volts. The negative bias voltage  $V_{bb1}$   
17 linearizes the operation of storage capacitor 302 by  
18 increasing the capacitance of capacitor 302 when the  
19 electrode is charged to the  $V_{dd}$  supply voltage. Without  
20 the negative plate bias  $V_{bb1}$ , the capacitance of capacitor  
21 302 tends to decrease rapidly as the voltage across the  
22 capacitor becomes smaller than the threshold voltage of  
23 the MOS structure.

24 As illustrated in Fig. 3B, DRAM memory cell 300 is  
25 contained in an n-doped well 304 of a p-type  
26 monocrystalline silicon substrate 306. Multiple memory  
27 cells can share the same n-well 304. N-well 304 is biased  
28 to a boosted positive voltage ( $V_{pp1}$ ) that is greater than  
29 the  $V_{dd}$  supply voltage by a voltage that is approximately  
30 equal to the absolute value of the threshold voltage ( $V_{tp}$ )  
31 of p-channel access transistor 301. In addition, the  
32 boosted positive voltage  $V_{pp1}$  is selected to be lower than  
33 the oxide break down voltage of p-channel access  
34 transistor 301. N-well 304 is biased by a connection to  
35 n-type contact region 315. In the present embodiment, the  
36  $V_{pp1}$  voltage is controlled to be approximately 0.3 Volts

1 greater than the  $V_{dd}$  supply voltage (i.e.,  $V_{tp} = 0.3$  Volts).  
2 Applying the  $V_{pp1}$  voltage to n-well 304 decreases the sub-  
3 threshold leakage of access transistor 301, and minimizes  
4 the possibility of forward biasing the junction between  
5 the electrode of capacitor 302 and n-well 304 due to  
6 supply noise. However, applying the  $V_{pp1}$  voltage to n-well  
7 304 also increases the junction leakage at the electrode  
8 of storage capacitor 302, especially at higher voltages.

9 When data is written to memory cell 300, bit line 305  
10 is coupled to the  $V_{dd}$  supply voltage to write a logic zero  
11 data value, or to the  $V_{ss}$  supply voltage to write a logic  
12 one data value. In addition, word line 303 is coupled to  
13 receive a word line voltage  $V_{SSB}$ , which has a potential of  
14 about  $-0.3$  Volts. In accordance with one embodiment, the  
15  $V_{SSB}$  voltage level is chosen to be  $-0.2$  Volts to  $-0.6$   
16 Volts, as compared to  $-1.0$  Volts or more negative in a  
17 traditional DRAM implementation. Generation of the  $V_{SSB}$   
18 voltage is described in more detail below.

19 When memory cell 300 is in the data retention state,  
20 bit line 305 is pre-charged to a voltage of about one half  
21 the  $V_{dd}$  supply voltage. Sub-threshold leakage of memory  
22 cell 300 tends to be higher when bit line 305 or the  
23 electrode of capacitor 302 is at a potential close to the  
24  $V_{dd}$  supply voltage. This sub-threshold leakage is more  
25 severe for sub-micron transistors because of their lower  
26 threshold voltages (e.g.,  $V_{tp} = -0.5$  Volts). To reduce the  
27 sub-threshold leakage during the data retention state,  
28 word line 303 is coupled to an internally generated  
29 positive boosted voltage ( $V_{CCB}$ ) which has a potential about  
30  $0.3$  Volts greater than the  $V_{dd}$  supply voltage. In  
31 accordance with one embodiment, the  $V_{CCB}$  voltage level is  
32 chosen to be  $0.2$  Volts to  $0.6$  Volts greater than the  $V_{dd}$   
33 supply voltage. This is different from the conventional  
34 memory cells described above, in which the word line is  
35 coupled to the  $V_{dd}$  supply voltage during the data retention

1 state. Generation of the positive boosted voltage  $V_{CCB}$  is  
2 described in more detail below.

3 Fig. 3C shows the layout of memory cell 300 in  
4 accordance with one embodiment of the present invention.  
5 The connection to bit line 305 is shared between two  
6 neighboring cells, and the upper plate 313 of capacitor  
7 302 connects two rows of adjacent cells parallel to the  
8 wordline. The capacitors of adjacent cells are  
9 electrically isolated through field oxide (FOX) region  
10 314, e.g., at the minimum spacing allowed by the design  
11 rules. Because capacitor plate 313 is biased at the  $V_{bb1}$   
12 level to allow the maximum turn-on of the p-channel  
13 capacitor, a worse case biasing exists over field oxide  
14 (FOX) 314 with maximum leakage current that can flow  
15 between neighboring cell storage nodes. To minimize such  
16 field leakage current, the capacitor plate 313 is allowed  
17 to cross-over field oxide 314 only along diagonal corners  
18 of adjacent storage nodes. This forces the possible  
19 leakage path between adjacent cells to be 1.414 times the  
20 minimum FOX isolation spacing, and at the same time  
21 reduces the portion of the storage node perimeter (at  
22 minimum spacing) that is adversely gated by the capacitor  
23 plate 313 to be less than 25% of the total storage node  
24 perimeter (which is the channel region of capacitor 302)  
25 and thereby minimizes possible leakage current.

26 Fig. 3D shows an enlarged cross-section view of p-  
27 channel access transistor 301 and p-channel capacitor 302  
28 in accordance with another embodiment of the present  
29 invention. In this embodiment, the normal p-type heavy  
30 source/drain implant and the source/drain salicidation are  
31 excluded from the p-type connecting region 312. This  
32 arrangement reduces junction leakage current as well as  
33 gate-induced drain leakage (GIDL) that can degrade the  
34 charge retention time of the storage node. In a  
35 conventional logic process, the formation of a p-channel  
36 transistor usually follows the sequence of (i) patterning

1 and etching the polysilicon gate, (ii) using ion  
2 implantation to lightly dope the source/drain regions  
3 right at the gate edges, thereby forming p-LDD regions,  
4 (iii) forming insulating sidewall spacers, (iv) forming  
5 salicide (self-aligned silicide) on the exposed silicon  
6 surfaces, and (v) using ion implantation to heavily dope  
7 the source/drain regions on the exposed silicon surfaces,  
8 thereby forming p-S/D regions. The two-step formation of  
9 the p-LDD and p-S/D regions provide for high conduction  
10 current and good leakage current control at the same time.  
11 The p-S/D region is usually much more heavily doped to  
12 have low resistivity than the p-LDD region. As a result,  
13 the junction breakdown voltage is lower and leakage  
14 current of the p-S/D region is much higher than that of  
15 the p-LDD region. The source/drain salicide reduces the  
16 source/drain resistivity further but also degrades the  
17 junction leakage further. Therefore, it is important to  
18 exclude as much heavy p-type doping and salicide formation  
19 in the storage node (i.e., region 312) as possible.

20 In the present invention, region 312 is laid out with  
21 minimum polysilicon gate spacing which is comparable to  
22 twice the size of the insulating sidewall spacers 325.  
23 With this layout arrangement, p-S/D doping and salicide  
24 are effectively excluded from region 312 without need for  
25 additional processing steps.

26 The DRAM cell of Figs. 3A-3D may similarly be  
27 implemented using an n-channel access transistor and  
28 capacitor, provided that these elements are fabricated in  
29 a p-doped well located in either an n-doped substrate or  
30 in a deep n-doped well of a p-doped substrate.

31 Fig. 4 is a schematic diagram of a word line driver  
32 400 used to drive word line 303 in accordance with one  
33 embodiment of the present invention. Thus, the output  
34 voltages supplied by word line driver 400 are provided to  
35 word line 303 (Fig. 3A). Word line driver 400 consists of  
36 P-channel transistors 401-402 and N-channel transistors



1     403-405. To deactivate word line 303, transistor 401 is  
2     turned on, thereby pulling word line 303 up to the  
3     positive boosted word line voltage  $V_{CCB}$ . The  $V_{CCB}$  word line  
4     voltage is high enough to turn off access transistor 301.  
5     To activate word line 303, pull-down transistor 403 is  
6     turned on, thereby pulling down word line 303 to the  $V_{SSB}$   
7     voltage. The generation of the  $V_{SSB}$  word line voltage is  
8     described in more detail below.

9             The gate of word line pull-up transistor 401 and the  
10     gate of word line pull-down transistor 403 are commonly  
11     connected to a pass gate formed by p-channel transistor  
12     402. Transistor 402, when turned on, couples transistors  
13     401 and 402 to receive an output signal  $X_i$  provided by a  
14     row address decoder 410. The gate of transistor 402 is  
15     coupled to receive another output signal  $X_j\#$  from row  
16     address decoder 410. When the memory cells connected to  
17     word line 303 are selected for access, row address decoder  
18     410 first drives the  $X_i$  signal high, and then drives the  
19      $X_j\#$  signal low. The low state of the  $X_j\#$  signal turns on  
20     pass transistor 402, which provides the logic high  $X_i$   
21     signal to the gates of the pull up and pull down  
22     transistors 401 and 403. Under these conditions, pull  
23     down transistor 403 is turned on, thereby coupling word  
24     line 303 to receive the  $V_{SSB}$  word line voltage.

25             As described in more detail below, row address  
26     decoder 410 controls a first subset of word lines that  
27     includes word line 303 and a plurality of other word  
28     lines. If word line 303 is not selected for access (but  
29     another word line in the first subset of word lines is  
30     selected for access), then row address decoder 410  
31     provides logic low values for both the  $X_i$  and  $X_j\#$  signals.  
32     Under these conditions, the gates of pull up and pull down  
33     transistors 401 and 403 are maintained at logic low states  
34     by n-channel transistor 404. Note that the gate of  
35     transistor 404 is connected to word line 303, which is  
36     maintained at a logic high value when word line 303 is not

1 being accessed. As a result, transistor 404 is turned on  
2 when word line 303 is not being accessed, thereby coupling  
3 the gates of transistors 401 and 403 to the  $V_{SS}$  supply  
4 voltage. The  $V_{SS}$  supply voltage turns on pull up  
5 transistor 401 and turns off pull down transistor 403,  
6 thereby maintaining a logic high voltage (i.e.,  $V_{CCB}$ ) on  
7 word line 303.

8 During the data retention state (i.e., when none of  
9 the word lines in the first subset of word lines is being  
10 accessed), row address decoder 410 drives the  $X_j\#$  signal  
11 high, thereby turning on n-channel transistor 405. Turned  
12 on transistor 405 couples the gates of pull up and pull  
13 down transistors 401 and 403 to the  $V_{SS}$  supply voltage. As  
14 a result, pull up transistor 401 is turned on and pull  
15 down transistor 403 is turned off. At this time,  
16 transistor 401 couples word line 303 to receive the  $V_{CCB}$   
17 voltage, thereby turning off access transistor 301 of  
18 memory cell 300.

19 Pull down transistor 403 is selected to be an n-  
20 channel transistor to speed up the turn on of word line  
21 303. However, in the present embodiment, the bulk of all  
22 n-channel transistors formed are connected to receive the  
23  $V_{SS}$  supply voltage. (See, Fig. 3B, which illustrates p-  
24 type substrate 306 coupled to receive the  $V_{SS}$  supply  
25 voltage). As a result, the minimum value of the  $V_{SSB}$   
26 control voltage is limited to one diode voltage drop below  
27 the  $V_{SS}$  supply voltage (i.e., one diode voltage drop below  
28 ground). Moreover, each row of memory cells has an  
29 associated word line driver. There are usually numerous  
30 rows of memory cells (e.g., more than 100) in an embedded  
31 memory. As a result of the large number of word line  
32 drivers, the reverse junction leakage between the  
33 substrate and the sources of the n-channel pull down  
34 transistors (such as pull down transistor 403) can be  
35 quite substantial. The reverse junction leakage increases  
36 exponentially as the  $V_{SSB}$  control voltage becomes more

1 negative. To limit the reverse junction leakage, the word  
2 line drivers are divided into groups of 32, with each  
3 group being coupled to a common  $V_{SSB}$  coupling circuit 500.

4 Fig. 5 is a block diagram illustrating a word line  
5 driver system 500 that includes a first plurality of word  
6 line drivers 400, a second plurality of  $V_{SSB}$  coupling  
7 circuits 600, a  $V_{CCB}$  voltage generator 700 and a  $V_{BBS}$   
8 voltage generator 800. Each  $V_{SSB}$  coupling circuit 500 is  
9 coupled to a corresponding group of 32 word line drivers  
10 400. As described in more detail below, when one of the  
11 word lines in a group is to be turned on, the  
12 corresponding  $V_{SSB}$  coupling circuit 500 is controlled to  
13 couple the  $V_{BBS}$  voltage generator 800 to the corresponding  
14 group of 32 word line drivers. As a result, the  $V_{SSB}$   
15 coupling circuit routes the negative boosted voltage  $V_{BBS}$   
16 generated by the  $V_{BBS}$  voltage generator 800 as the  $V_{SSB}$   
17 voltage. As described in more detail below,  $V_{BBS}$  voltage  
18 generator 800 generates a  $V_{BBS}$  voltage having a value less  
19 than one threshold voltage ( $V_{tp}$ ) below the  $V_{SS}$  supply  
20 voltage. When none of the word lines in a group is to be  
21 turned on, the corresponding  $V_{SSB}$  coupling circuit 500 is  
22 controlled to couple the  $V_{SS}$  voltage supply to the  
23 corresponding group of 32 word line drivers. That is, the  
24  $V_{SSB}$  coupling circuit 500 routes the  $V_{SS}$  supply voltage as  
25 the  $V_{SSB}$  voltage.

26 Because only a subset of the word line drivers 400 is  
27 coupled to receive the  $V_{BBS}$  voltage at any given time, the  
28 reverse junction leakage is substantially reduced.  
29 Moreover, by limiting the  $V_{BBS}$  voltage to a voltage less  
30 than one threshold voltage below the  $V_{SS}$  supply voltage,  
31 the reverse junction leakage is further reduced.

32 Fig. 6 is a schematic diagram of  $V_{SSB}$  coupling circuit  
33 600 in accordance with one embodiment of the present  
34 invention.  $V_{SSB}$  coupling circuit 600 includes p-channel  
35 transistors 601-603, n-channel transistor 604 and  
36 inverters 611-614. P-channel transistor 601 is connected

1 between the  $V_{SSB}$  and  $V_{BBS}$  voltage supply lines. The gate of  
2 transistor 601 is coupled to node N2. Transistor 602 is  
3 connected between node N2 and the  $V_{BBS}$  voltage supply line.  
4 P-channel transistor 603 is connected as a capacitor, with  
5 its source and drain commonly connected to node N1, and  
6 its gate connected to node N2. N-channel transistor 604  
7 is connected between the  $V_{SSB}$  voltage supply line and the  
8  $V_{SS}$  voltage supply terminal. The gate of transistor 604 is  
9 connected to node N1. Inverters 611-614 are connected in  
10 series, with inverter 611 receiving the  $X_j\#$  signal from row  
11 address decoder 410, and inverter 614 providing the  
12 delayed  $X_j\#$  signal to node N1.

13 Fig. 7 is a waveform diagram illustrating various  
14 signals generated during the operation of  $V_{SSB}$  coupling  
15 circuit 600.

16 Prior to activating word line 303, the  $X_i$  signal is  
17 low and the  $X_j\#$  signal is high. Under these conditions,  
18 the chain of inverters 611-614 provides a logic high  
19 signal to node N1, thereby turning on n-channel transistor  
20 604. As a result, the  $V_{SSB}$  supply line is maintained at  
21 the  $V_{SS}$  supply voltage (0 Volts). Also, prior to  
22 activating word line 303, the sub-threshold leakage of  
23 transistor 602 pulls node N2 to a voltage less than one  
24 threshold voltage drop ( $V_t$ ) above  $V_{BBS}$ , thereby preventing  
25 transistor 601 from turning on.

26 As described above in connection with Fig. 4, the  $X_i$   
27 signal is driven high and then the  $X_j\#$  signal is driven low  
28 to activate word line 303. Under these conditions, pull  
29 down transistor 403 (Fig. 4) of word line driver 400 turns  
30 on, thereby coupling word line 303 to the  $V_{SSB}$  supply line.  
31 Immediately after transistor 403 is turned on, the low  
32 state of the  $X_j\#$  is propagating through the chain of  
33 inverters 611-614 and has not reached node N1. During  
34 this time, n-channel transistor 604 remains on, coupling  
35 the  $V_{SSB}$  supply line to receive the  $V_{SS}$  supply voltage.  
36 Also during this time, the high state of node N1 pulls the

1 source and drain of capacitor-coupled transistor 603 to a  
2 high state. Transistor 602 is connected as an MOS diode  
3 with its gate and drain connected to the  $V_{BBS}$  supply line.  
4 Transistor 602 therefore limits the voltage at node N2 to  
5 no more than one threshold voltage ( $V_t$ ) above the  $V_{BBS}$   
6 voltage, or to a potential approximately equal to the  $V_{SS}$   
7 supply voltage. Consequently, capacitor 603 is initially  
8 charged to a voltage approximately equal to the  $V_{dd}$  supply  
9 voltage (i.e., the voltage across transistor 603 is  
10 approximately equal to  $V_{dd}$ ).

11 When the low state of the  $X_j\#$  signal reaches node N1,  
12 transistor 604 is turned off, thereby de-coupling the  $V_{SSB}$   
13 voltage supply line from the  $V_{SS}$  voltage supply terminal.  
14 The low voltage at node N1 also causes capacitor 603 to  
15 pull node N2 down to a voltage equal to  $-V_{dd}$ . The  $-V_{dd}$   
16 voltage at node N2 turns on p-channel transistor 601,  
17 thereby coupling the  $V_{SSB}$  voltage supply line to the  $V_{BBS}$   
18 voltage supply line. Note that only 32 word line drivers  
19 are coupled to the  $V_{BBS}$  voltage supply line (and therefore  
20 the  $V_{BBS}$  voltage generator 800) at this time. Because a  
21 relatively small number of word line drivers are connected  
22 to the  $V_{BBS}$  supply line, the resulting junction leakage is  
23 relatively small.

24 The on-chip  $V_{BBS}$  voltage generator 800 is designed to  
25 maintain  $V_{BBS}$  at approximately -0.3 Volts below the  $V_{SS}$   
26 supply voltage despite the junction leakage. Note that  
27 during the activation of word line 303, this word line 303  
28 is initially coupled to receive the  $V_{SS}$  supply voltage.  
29 When the voltage of word line 303 drops below the  $V_{dd}$   
30 supply voltage, then word line 303 is coupled to receive  
31 the negative boosted voltage  $V_{BBS}$ . This limits the source-  
32 to-drain voltage of word line pull down transistor 403 to  
33 be less than  $V_{CCB}$  minus  $V_{BBS}$ , thereby preventing transistor  
34 403 from being exposed to high voltage stress.

35 To de-activate word line 303, the  $X_j\#$  signal is driven  
36 high by row address decoder 410. In response, pull up

1 transistor 401 in word line driver 400 is turned on,  
2 thereby pulling up word line 303 to the  $V_{CCB}$  voltage. In  
3  $V_{SSB}$  coupling circuit 600, the high state of the  $X_j\#$  signal  
4 propagates through the delay chain formed by inverters  
5 611-614, thereby providing a high voltage at node N1 which  
6 turns on transistor 604. The high voltage at node N1 also  
7 couples node N2 to a voltage of about  $V_{SS}$ , thereby turning  
8 off transistor 601. Under these conditions, the  $V_{SSB}$   
9 voltage supply line is coupled to the  $V_{SS}$  voltage supply  
10 terminal.  
11

#### 12 Voltage Reference Generation

13 The  $V_{CCB}$  and  $V_{SSB}$  voltages are generated by on-chip  
14 charge pump circuits in accordance with one embodiment of  
15 the present invention. Fig. 8 is a block diagram showing  
16 the general construction of the  $V_{CCB}$  and  $V_{SSB}$  boosted  
17 voltage generators 700 and 800 in accordance with one  
18 embodiment of the present invention. Each of the  $V_{CCB}$  and  
19  $V_{SSB}$  boosted voltage generators consists of a ring  
20 oscillator 801, a charge pump 802 and a pump controller  
21 803, which controls the operation of the oscillator 801  
22 and thus charge pump 802. Ring oscillator 801 and charge  
23 pump 802 are conventional elements that are well  
24 documented in references such as U.S. Patent Nos.  
25 5,703,827 and 5,267,201.

26 Fig. 9A is a simplified schematic diagram of a charge  
27 pump control circuit 901 used in a conventional positive  
28 boosted voltage generator. Charge pump control circuit  
29 901 includes a p-channel transistor 911 having a gate  
30 coupled to receive the  $V_{dd}$  supply voltage, a source and  
31 bulk coupled to receive the positive boosted voltage  
32  $V_{boost+}$ , and a drain coupled to a reference current source  
33 912. The drain of transistor 911 is also connected to the  
34 Inhibit control line. Current source 912 can be replaced  
35 with a resistor.

1           When the  $V_{\text{boost+}}$  voltage is higher than the  $V_{\text{dd}}$  supply  
2   voltage by one threshold voltage ( $V_{\text{tp}}$ ), transistor 911 is  
3   turned on. The source current from transistor 911 is  
4   compared to the reference current  $I_{\text{REF}}$  provided by current  
5   source 912. As the potential difference between the  $V_{\text{boost+}}$   
6   and  $V_{\text{dd}}$  voltages increases, the source current from  
7   transistor 911 increases. When the source current is  
8   larger than the reference current  $I_{\text{REF}}$ , the Inhibit control  
9   line is coupled to receive the  $V_{\text{boost+}}$  voltage. The high  
10   state of the Inhibit signal disables the ring oscillator  
11   801, thereby shutting down the charge pump 802 and  
12   stopping  $V_{\text{boost+}}$  from going higher. Depending on the  
13   magnitude of the reference current  $I_{\text{REF}}$ , the boosted  
14   voltage  $V_{\text{boost+}}$  can be regulated at a voltage equal to the  
15    $V_{\text{dd}}$  supply voltage plus one threshold voltage ( $V_{\text{tp}}$ ) or  
16   higher. Note that the bulk of transistor 911 is coupled  
17   to receive the  $V_{\text{boost+}}$  voltage so that the source-to-bulk  
18   junction of this transistor is not forward biased.  
19   However, this connection is possible only when the bulk of  
20   transistor 911 is an N-well which can be isolated from the  
21   substrate, or when transistor 911 is formed in an n-type  
22   substrate that is biased to a voltage equal to or more  
23   positive than  $V_{\text{boost+}}$ .

24           Fig. 9B is a simplified schematic diagram of a charge  
25   pump control circuit 902 used in a conventional negative  
26   boosted voltage generator. Charge pump control circuit  
27   902 includes an n-channel transistor 921 having a gate  
28   coupled to receive the  $V_{\text{ss}}$  supply voltage, a source and  
29   bulk coupled to receive the negative boosted voltage  
30    $V_{\text{boost-}}$ , and a drain coupled to a reference current source  
31   922. The drain of transistor 921 is also connected to the  
32   Inhibit# control line. Current source 922 can be replaced  
33   with a resistor.

34           When the  $V_{\text{boost-}}$  voltage is lower than the  $V_{\text{ss}}$  supply  
35   voltage by one threshold voltage ( $V_{\text{tn}}$ ), transistor 921 is  
36   turned on. The drain current from transistor 921 is

1 compared to the reference current  $I_{REF}$  provided by current  
2 source 922. As the potential difference between  $V_{boost-}$  and  
3  $V_{SS}$  increases, the drain current from transistor 921  
4 increases. When the drain current is larger than the  
5 reference current  $I_{REF}$ , the Inhibit# control line is  
6 coupled to receive the  $V_{boost-}$  voltage. The low state of  
7 the Inhibit# signal disables the ring oscillator 801,  
8 thereby shutting down the charge pump 802 and stopping the  
9  $V_{boost-}$  voltage from going more negative. Depending on the  
10 magnitude of the reference current  $I_{REF}$ , the  $V_{boost-}$  voltage  
11 can be regulated at a voltage equal to  $V_{SS}$  minus one  
12 threshold voltage ( $V_{tn}$ ) or more. Note that the bulk of  
13 transistor 921 is coupled to receive the  $V_{boost-}$  voltage so  
14 that the source-to-bulk junction of this transistor is not  
15 forward biased. This connection is possible only when the  
16 bulk of transistor 921 is a p-well which can be isolated  
17 from the substrate, or when transistor 921 is formed in a  
18 p-type substrate that is biased a voltage equal to or more  
19 negative than  $V_{boost-}$ .

20 Charge pump control circuits 901 and 902 cannot co-  
21 exist in a conventional logic process because such a  
22 process has the limitation that only one type of  
23 transistor can be isolated in a well. That is, both n-  
24 wells and p-wells are not available in a conventional  
25 logic process as defined herein. Moreover, because the p-  
26 type substrate of memory cell 300 is biased at the  $V_{SS}$   
27 voltage (Fig. 3B), the p-type substrate of memory cell 300  
28 cannot be biased at a voltage equal to or more negative  
29 than the negative boosted word line voltage  $V_{BBS}$ .  
30 Furthermore, because charge pump control circuit 901  
31 results in a  $V_{boost+}$  voltage greater than or equal to  $V_{dd}$   
32 plus  $V_{tp}$ , this charge pump control circuit 901 cannot  
33 generate a  $V_{boost+}$  voltage greater than the  $V_{dd}$  supply  
34 voltage, but less than the  $V_{dd}$  supply voltage plus the  
35 threshold voltage  $V_{tp}$  as required by the present invention.



1 Similarly, because charge pump control circuit 902  
2 results in a  $V_{\text{boost}}$  voltage less than or equal to the  $V_{\text{SS}}$   
3 supply voltage minus the threshold voltage  $V_{\text{tn}}$ , this charge  
4 pump control circuit 902 cannot generate a  $V_{\text{boost}}$  voltage  
5 less than the  $V_{\text{SS}}$  supply voltage, but greater than the  $V_{\text{SS}}$   
6 supply voltage minus the absolute value of the threshold  
7 voltage  $V_{\text{tn}}$  as required by the present invention.

8 Fig. 10 is a schematic diagram of a  $V_{\text{CCB}}$  charge pump  
9 control circuit 1000 in accordance with the one embodiment  
10 of the present invention.  $V_{\text{CCB}}$  charge pump control circuit  
11 1000 is used to replace charge pump control circuit 803  
12 (Fig. 8), thereby creating a  $V_{\text{CCB}}$  reference voltage  
13 generation circuit that is capable of generating the  
14 desired  $V_{\text{CCB}}$  voltage.  $V_{\text{CCB}}$  charge pump control circuit 1000  
15 includes p-channel transistors 1001-1003 and reference  
16 current sources 1004-1005. The source of p-channel  
17 transistor 1001 is coupled to receive the  $V_{\text{dd}}$  supply  
18 voltage, and the gate and drain of p-channel transistor  
19 1001 are commonly connected to reference current source  
20 1004. P-channel transistor 1001 is thereby connected as a  
21 diode between the  $V_{\text{dd}}$  voltage supply and reference current  
22 source 1004. Reference current source 1004 generates a  
23 reference current,  $I_{\text{REFP}}$ , which establishes a reference  
24 voltage,  $V_{\text{REFP}}$ , on the gate of p-channel transistor 1002.

25 P-channel transistor 1001 has a channel width of  $W_p$ .  
26 P-channel transistors 1001 and 1002 have the same channel  
27 lengths. However, p-channel transistor 1002 has a channel  
28 width of  $m$  times  $W_p$ , where  $m$  is a multiplying constant.  
29 The drain of transistor 1002 is connected to another  
30 reference current source 1005, which generates a reference  
31 current,  $I_{\text{REFP1}}$ . The source of transistor 1002 is connected  
32 to node  $V_p$ . Node  $V_p$  is also connected to the drain and  
33 gate of p-channel transistor 1003. The source of  
34 transistor 1003 is connected to receive the positive  
35 boosted voltage  $V_{\text{CCB}}$  from charge pump 802. If the  
36 reference currents  $I_{\text{REFP}}$  and  $I_{\text{REFP1}}$  are equal, and transistor

1 1002 has the same channel width as transistor 1001 (i.e.,  
2  $m=1$ ), then node  $V_p$  will be held at a voltage equal to the  
3  $V_{dd}$  supply voltage. Under these conditions, the positive  
4 boosted voltage  $V_{CCB}$  will be higher than the  $V_{dd}$  supply  
5 voltage by a voltage greater than the absolute value of  
6 the threshold voltage  $V_{tp}$  of p-channel transistor 1003.

7 In the present embodiment, reference current  $I_{REFP}$  is  
8 set approximately equal to reference current  $I_{REFP1}$ , and the  
9 multiplying constant  $m$  is set equal to four. Because the  
10 channel length of transistor 1002 is four times longer  
11 than the channel length of transistor 1001, the source-to-  
12 gate voltage of transistor 1002 is less than the source-  
13 to-gate voltage of transistor 1001. As a result, the  
14 voltage on node  $V_p$  is less than the  $V_{dd}$  supply voltage.  
15 For example, if reference currents  $I_{REFP}$  and  $I_{REFP1}$  are both  
16 set equal to about 50  $\mu A$ , then the voltage on node  $V_p$  will  
17 be about 0.2 Volts less than the  $V_{dd}$  supply voltage. The  
18 channel width of transistor 1003 is selected to be  
19 relatively large (e.g., on the order of 50  $\mu m$ ) such that  
20 the source-to-gate voltage of transistor 1003 is  
21 approximately equal to the threshold voltage of transistor  
22 1003 (e.g., 0.5 Volts). As a result, the  $V_{CCB}$  voltage is  
23 maintained at a voltage about 0.3 Volts greater than the  
24  $V_{dd}$  supply voltage. The  $V_{CCB}$  voltage is therefore less than  
25 one threshold voltage greater than the  $V_{dd}$  supply voltage.

26 In another embodiment, p-channel transistor 1003 can  
27 be eliminated, such that the  $V_{CCB}$  voltage is provided  
28 directly to node  $V_p$ . However, in this embodiment, the  
29 channel width of transistor 1002 must be selected to  
30 smaller than the channel width  $W_p$  of transistor 1001. That  
31 is, the multiplier constant  $m$  must be selected to be less  
32 than one, such that the source-to-gate voltage of  
33 transistor 1002 is greater than the source-to-gate voltage  
34 of transistor 1001 by about 0.3 Volts (or another voltage  
35 that is less than the p-channel threshold voltage).

1        Fig. 11 is a schematic diagram of a  $V_{BBS}$  charge pump  
2        control circuit 1100 in accordance with the one embodiment  
3        of the present invention.  $V_{BBS}$  charge pump control circuit  
4        1100 is used to replace charge pump control circuit 803  
5        (Fig. 8), thereby creating a  $V_{BBS}$  reference voltage  
6        generation circuit that is capable of generating the  
7        desired  $V_{BBS}$  voltage.  $V_{BBS}$  charge pump control circuit 1100  
8        includes n-channel transistors 1101-1102, p-channel  
9        transistor 1103 and reference current sources 1104-1105.  
10       The source of n-channel transistor 1101 is connected to  
11       receive the  $V_{SS}$  supply voltage. The drain and gate of  
12       transistor 1101 are commonly connected to reference  
13       current source 1104. Thus, transistor 1101 is connected  
14       as a diode. Reference current source 1104 is connected  
15       between the  $V_{dd}$  voltage supply and the commonly connected  
16       drain and gate drain of n-channel transistor 1101.  
17       Reference current source 1104 provides a reference current  
18        $I_{REFN1}$  to n-channel transistor 1101. The reference current  
19        $I_{REFN1}$  establishes a reference voltage,  $V_{REFN}$ , on the gate of  
20       n-channel transistor 1102.

21       N-channel transistor 1101 has a channel width of  $W_n$ .  
22       N-channel transistors 1101 and 1102 have the same channel  
23       lengths. However, n-channel transistor 1102 has a channel  
24       width of  $n$  times  $W_n$ , where  $n$  is a multiplying constant.  
25       The drain of transistor 1102 is connected to another  
26       reference current source 1105, which generates a reference  
27       current,  $I_{REFN}$ . The source of transistor 1102 is connected  
28       to node  $V_N$ . Node  $V_N$  is also connected to the source of p-  
29       channel transistor 1103. The drain and gate of transistor  
30       1103 are commonly connected to receive the negative  
31       boosted voltage  $V_{BBS}$ . If the reference currents  $I_{REFN}$  and  
32        $I_{REFN1}$  are equal, and transistor 1102 has the same channel  
33       width as transistor 1101 (i.e.,  $n=1$ ), then node  $V_N$  will be  
34       held at a voltage equal to the  $V_{SS}$  supply voltage. Under  
35       these conditions, the negative boosted voltage  $V_{BBS}$  will be

1 regulated at a voltage approximately one threshold voltage  
2 ( $V_{tp}$ ) below the  $V_{SS}$  supply voltage.

3 In the present embodiment, reference current  $I_{REFN}$  is  
4 set approximately equal to reference current  $I_{REFN1}$ , and the  
5 multiplying constant  $n$  is set equal to four. Because the  
6 channel width of transistor 1102 is four times longer than  
7 the channel width of transistor 1101, the source-to-gate  
8 voltage of transistor 1102 is less than the source-to-gate  
9 voltage of transistor 1101. As a result, the voltage  
10 potential on node  $V_N$  is higher than the  $V_{SS}$  supply voltage.  
11 For example, if reference currents  $I_{REFN}$  and  $I_{REFN1}$  are both  
12 set equal to about 50  $\mu A$ , then the voltage on node  $V_N$  will  
13 be about 0.2 Volts greater than the  $V_{SS}$  supply voltage.  
14 The channel width of transistor 1103 is selected to be  
15 relatively large (e.g., on the order of 50  $\mu m$ ) such that  
16 the source-to-gate voltage of transistor 1103 is  
17 approximately equal to the threshold voltage of transistor  
18 1103 (e.g., 0.5 Volts). As a result, the  $V_{BBS}$  voltage is  
19 maintained at a voltage about 0.3 Volts less than the  $V_{SS}$   
20 supply voltage. The  $V_{BBS}$  voltage is therefore less than  
21 one threshold voltage than the  $V_{SS}$  supply voltage.

22 In another embodiment, p-channel transistor 1103 can  
23 be eliminated, such that the  $V_{BBS}$  voltage is provided  
24 directly to node  $V_N$ . However, in this embodiment, the  
25 channel width of transistor 1102 must be selected to  
26 smaller than the channel width  $W_n$  of transistor 1101. That  
27 is, the multiplier constant  $n$  must be selected to be less  
28 than one, such that the source-to-gate voltage of  
29 transistor 1102 is greater than the source-to-gate voltage  
30 of transistor 1101 by about 0.3 Volts (or another voltage  
31 that is less than the p-channel threshold voltage).

32 It is desirable to keep the  $V_{CCB}$  and  $V_{BBS}$  voltages  
33 relatively constant for variations in temperature. In  
34 general, the transistor threshold voltage  $V_t$  tends to  
35 decrease as the temperature increases. To compensate for  
36 this temperature effect, reference current sources 1004

1 and 1104 are constructed such that reference currents  $I_{REFP}$   
2 and  $I_{REFN1}$  have negative temperature coefficients (i.e.,  
3 reference currents  $I_{REFP}$  and  $I_{REFN1}$  decrease as the  
4 temperature increases).

5 Fig. 12 is a schematic diagram of reference current  
6 source 1004 in accordance with one embodiment of the  
7 present invention. Reference current source 1004 includes  
8 p-channel transistors 1201-1202, resistor 1203 and n-  
9 channel transistors 1204-1206. Resistor 1203 is connected  
10 between the  $V_{dd}$  voltage supply and the gate of transistor  
11 1201, thereby setting the bias for transistor 1201. The  
12 current  $I_R$  through resistor 1203 is equal to the threshold  
13 voltage  $V_{tp}$  of transistor 1201 divided by the resistance of  
14 resistor 1203. The current  $I_R$  is therefore directly  
15 related to the threshold voltage  $V_{tp}$ . The current  $I_R$  flows  
16 through p-channel transistor 1202 and n-channel transistor  
17 1205.

18 The gate and source of transistor 1202 are coupled to  
19 the drain and gate, respectively, of transistor 1201. The  
20 voltage on the gate of transistor 1202 is translated to  
21 the drain of transistor 1202. N-channel transistors 1204-  
22 1206 each have a source terminal coupled to the  $V_{ss}$  voltage  
23 supply and a gate terminal coupled to the drain of  
24 transistor 1202, thereby forming a current mirror circuit.  
25 The current  $I_R$  is thereby translated to transistor 1206.  
26 As a result, the current through n-channel transistor 1206  
27 (i.e.,  $I_{REFP}$ ) is directly related to the threshold voltage  
28  $V_{tp}$  of p-channel transistor 1201.

29 Reference current source 1004 provides temperature  
30 compensation as follows.

31 As the temperature increases, the threshold voltages  
32  $V_{tp}$  of transistors 1002 and 1003 (Fig. 10) decrease,  
33 thereby causing the  $V_{CCB}$  voltage to decrease. However, as  
34 the temperature increases, the threshold voltage  $V_{tp}$  of  
35 transistor 1201 (Fig. 12) decreases. In response, the  
36 current  $I_R$  decreases, thereby reducing the  $I_{REFP}$  current.

1 As a result, the gate-to-source voltage of p-channel  
2 transistor 1001 (Fig. 10) decreases, thereby increasing  
3 the  $V_{REFP}$  voltage. The increased  $V_{REFP}$  voltage, in turn,  
4 causes the voltage  $V_p$  to increase, thereby increasing the  
5  $V_{CCB}$  voltage. The temperature effect of the threshold  
6 voltage  $V_{tp}$  of transistors 1002 and 1003 is thereby  
7 partially compensated by the negative temperature  
8 coefficient of the  $I_{REFP}$  current. In this manner, reference  
9 current source 1004 provides temperature compensation to  
10  $V_{CCB}$  pump control circuit 1000.

11 Fig. 13 is a schematic diagram of reference current  
12 source 1104 in accordance with one embodiment of the  
13 present invention. Because reference current source 1104  
14 is similar to reference current source 1004 (Fig. 12),  
15 similar elements in Figs. 12 and 13 are labeled with  
16 similar reference numbers. Thus, reference current source  
17 1104 includes p-channel transistors 1201-1202, resistor  
18 1203 and n-channel transistors 1204-1205. In addition,  
19 reference current source 1104 includes a p-channel  
20 transistor 1301 having a gate coupled to the gate of  
21 transistor 1201, and a source coupled to receive the  $V_{dd}$   
22 supply voltage.

23 Reference current source 1104 provides temperature  
24 compensation as follows.

25 As the temperature increases, the threshold voltages  
26  $V_t$  of transistors 1102 and 1103 (Fig. 11) decrease, thereby  
27 causing the  $V_{BBS}$  voltage to increase. However, as the  
28 temperature increases, the threshold voltage  $V_{tp}$  of p-  
29 channel transistor 1201 decreases. As a result, the  
30 current  $I_R$  decreases. Because transistors 1201 and 1301  
31 are coupled to form a current mirror circuit, the decrease  
32 in the current  $I_R$  results in a decrease in the current  
33  $I_{REFN1}$ . A decrease in the current  $I_{REFN1}$ , in turn, causes a  
34 decrease in the voltage  $V_{REFN}$  (Fig. 11). The decrease in  
35  $V_{REFN}$  results in a decrease of the voltage  $V_N$ , which in  
36 turn, causes a decrease in the  $V_{BBS}$  voltage. In this

1 manner, reference current source 1104 provides temperature  
2 compensation to  $V_{BBS}$  pump control circuit 1100.

3 If the  $I_{REFP1}$  current is temperature independent, then  
4 reference current source 1004 (Fig. 12) mainly compensates  
5 for the temperature effect of transistor 1002, thereby  
6 leaving the temperature effect of transistor 1003 largely  
7 uncompensated. Similarly, if the  $I_{REFN}$  current is  
8 temperature independent, then reference current source  
9 1104 (Fig. 13) mainly compensates for the temperature  
10 effect of transistor 1102, leaving the temperature effect  
11 of transistor 1103 largely uncompensated. To compensate  
12 for the uncompensated temperature effects of transistors  
13 1003 and 1103, reference current sources 1005 and 1105 are  
14 constructed such that reference currents  $I_{REFP1}$  and  $I_{REFN}$   
15 have positive temperature coefficients (i.e., reference  
16 currents  $I_{REFP1}$  and  $I_{REFN}$  increase as the temperature  
17 increases).

18 Fig. 14 is a schematic diagram of reference current  
19 source 1005 in accordance with one embodiment of the  
20 present invention. Reference current source 1005 includes  
21 p-channel transistors 1401-1403, n-channel transistors  
22 1411-1414, PNP bipolar transistors 1421-1422 and resistor  
23 1431. Transistors 1401, 1411 and 1421 are connected in  
24 series between the  $V_{dd}$  and  $V_{ss}$  voltage supplies.  
25 Transistors 1402, 1412 and 1422 and resistor 1431 are  
26 connected in series between the  $V_{dd}$  and  $V_{ss}$  voltage  
27 supplies. Transistor 1403 is connected in series with  
28 parallel-connected transistors 1413-1414 between the  $V_{dd}$   
29 and  $V_{ss}$  voltage supplies. P-channel transistors 1401-1403  
30 are configured to form a current mirror circuit, such that  
31 the same current flows through all three of these  
32 transistors 1401-1403. The emitter of transistor 1422 is  
33 selected to be  $m$  times larger than the emitter of  
34 transistor 1421, where  $m$  is a multiplying constant. In  
35 the described embodiment, the multiplying constant  $m$  is  
36 equal to 4. The multiplying constant  $m$  and the resistor

1 value of resistor 1431 is selected such that the resultant  
2 current  $I_{REFP1}$  is approximately equal to  $I_{REFP}$ . The voltages  
3 at the sources of transistors 1411 and 1412 are maintained,  
4 at the same voltage by transistors 1401-1402 and 1411-  
5 1412. As a result, the voltage across transistor 1421 is  
6 equal to the voltage across resistor 1431 and transistor  
7 1422.

8 The operation of reference current source 1005 is  
9 well documented in references such as "Analysis and Design  
10 of Analog Integrated Circuits", by P.R. Gray and R.G.  
11 Meyer, pp. 330-333, which is hereby incorporated by  
12 reference. The current  $I_R$  through resistor 1431 is equal  
13 to  $V_T/R \ln(m)$ .  $V_T = kT/q$ , where  $k$  is equal to Boltzmann's  
14 constant,  $T$  is equal to absolute temperature, and  $q$  is  
15 equal to electron charge. The current through resistor  
16 1431 is therefore directly related to temperature. The  
17 current  $I_R$  through resistor 1431 is translated to create  
18 the  $I_{REFP1}$  current through transistors 1403 and 1413-1414.  
19 As a result, the  $I_{REFP1}$  current is directly related to  
20 temperature. Thus, as temperature increases, the  $I_{REFP1}$   
21 current increases. The increased  $I_{REFP1}$  current increases  
22 the gate-to-source voltages of transistors 1002 and 1003  
23 in Fig. 10, thereby offsetting the decrease in the  
24 threshold voltage  $V_{tp}$  of transistor 1003 which occurs with  
25 increases in temperature. As described above, the  
26 decrease of the threshold voltage  $V_{tp}$  of transistor 1003  
27 tends to decrease the  $V_{CCB}$  voltage. However, the increased  
28  $I_{REFP1}$  current tends to increase the  $V_{CCB}$  voltage. The net  
29 result is that the  $V_{CCB}$  voltage is maintained relatively  
30 constant throughout the operating temperature range.

31 Fig. 15 is a schematic diagram of reference current  
32 source 1105 in accordance with one embodiment of the  
33 present invention. Reference current source 1105 includes  
34 p-channel transistors 1401-1402 and 1501, n-channel  
35 transistors 1411-1412, PNP bipolar transistors 1421-1422  
36 and resistor 1431. Transistors 1401-1402, 1411-1412,



1 1421-1422 and resistor 1432 are connected in the manner  
2 described above for Fig. 14. In addition, the gate of  
3 transistor 1501 is commonly connected to the gates of  
4 transistors 1401-1402. As described above, the current  $I_R$   
5 through resistor 1431 is directly related to temperature.  
6 Thus, as the temperature increases, the  $I_R$  current through  
7 resistor 1431 increases. This increased current is  
8 translated to transistor 1501, thereby resulting in an  
9 increased  $I_{REFN}$  current. The increased  $I_{REFN}$  current  
10 increases the gate-to-source voltages of transistors 1102  
11 and 1103 in Fig. 11, thereby offsetting the decrease in  
12 threshold voltage  $V_{tp}$  of transistor 1103 in Fig. 11. As  
13 described above, the decrease in the threshold voltage  $V_{tp}$   
14 of transistor 1103 tends to increase the  $V_{BBS}$  voltage.  
15 However, the increased  $I_{REFN}$  current tends to decrease the  
16  $V_{BBS}$  voltage. The result is that the  $V_{BBS}$  voltage is  
17 maintained relatively constant in the operating  
18 temperature range of the reference current circuit 1104.

19 Fig. 16 is a schematic diagram illustrating reference  
20 current circuit 1600 in accordance with another embodiment  
21 of the present invention. Reference current circuit 1600  
22 combines reference current circuits 1004 and 1104 in a  
23 single circuit, thereby reducing the required layout area  
24 of the resulting circuit. Similar elements in Figs. 12,  
25 13 and 16 are labeled with similar reference numbers.  
26 Reference current circuit 1600 operates in the same manner  
27 as reference current circuits 1104 and 1104.

28 Fig. 17 is a schematic diagram illustrating reference  
29 current circuit 1700 in accordance with another embodiment  
30 of the present invention. Reference current circuit 1700  
31 combines reference current circuits 1005 and 1105 in a  
32 single circuit, thereby reducing the required layout area  
33 of the resulting circuit. Similar elements in Figs. 14,  
34 15 and 17 are labeled with similar reference numbers.  
35 Reference current circuit 1700 operates in the manner as  
36 reference current circuits 1005 and 1105.

1           The preferred embodiment described above uses PMOS  
2 transistors for the memory cells. The p-channel  
3 transistors are fabricated in N-well on P-substrate. In  
4 another embodiment, the memory cells can be fabricated  
5 using NMOS transistors. In such an embodiment, the word  
6 line is activated high and deactivated low.

7           Fig. 18 is a schematic diagram illustrating word line  
8 driver circuit 1600 and a  $V_{BBC}$  coupling circuit 1800 that  
9 can be used to drive memory cells constructed from NMOS  
10 transistors. Word line driver circuit 1600 includes p-  
11 channel pull-up transistor 401 and n-channel pull-down  
12 transistor 403, which were described above in connection  
13 with word line driver 400 (Fig. 4). The remainder of word  
14 line driver 1600 is a reciprocal circuit of word line  
15 driver 400. The reciprocal circuit is obtained by  
16 replacing PMOS transistors NMOS transistors, replacing  
17 NMOS transistors with PMOS transistors, replacing  
18 connections to the  $V_{dd}$  voltage supply with connections to  
19 the  $V_{ss}$  voltage supply, and replacing connections to the  $V_{ss}$   
20 voltage supply with connections to the  $V_{dd}$  voltage supply.  
21 Thus, in addition to pull up and pull down transistors 401  
22 and 403, word line driver 1600 includes n-channel  
23 transistor 1601, p-channel transistors 1602-1603 and row  
24 address decoder 1610.

25           N-channel pull-down transistor 403 of word line  
26 driver 400 is coupled directly to  $V_{BBS}$  voltage generator  
27 800. In this embodiment, the  $V_{BBS}$  voltage generator  
28 provides a  $V_{BBS}$  voltage about -0.3 V below the  $V_{ss}$  supply  
29 voltage. The p-channel pull-up transistor 401 of word  
30 line driver 400 is coupled to receive a  $V_{BBC}$  voltage from  
31  $V_{BBC}$  coupling circuit 1800. Row address decoder 1610  
32 provides control signals  $X_i\#$  and  $X_j$ , which are the inverse  
33 of the control signals  $X_i$  and  $X_j\#$  provided by row address  
34 decoder 410 (Fig. 4).

35            $V_{BBC}$  coupling circuit 1800 is the reciprocal the  
36 coupling circuit 600 of Fig. 6. Thus,  $V_{BBC}$  coupling

1 circuit 1800 includes n-channel transistors 1801-1803, p-  
2 channel transistor 1804 and inverters 1811-1814, as  
3 illustrated.

4 Prior to activating word line 303, the  $X_i\#$  signal is  
5 high and the  $X_j$  signal is low. Under these conditions,  
6 transistor 1602 is turned on, thereby applying the  $V_{dd}$   
7 supply voltage to the gates of transistors 401 and 403.  
8 As a result, pull-down transistor 403 turns on, thereby  
9 providing the VBBS voltage to word line 303. Also under  
10 these conditions, the chain of inverters 1811-1814  
11 provides a logic low signal to node N1, thereby turning on  
12 p-channel transistor 1804. As a result, the  $V_{BBS}$  supply  
13 line is maintained at the  $V_{dd}$  supply voltage. Also, prior  
14 to activating word line 303, the sub-threshold leakage of  
15 transistor 1802 pulls node N2 to a voltage greater than  
16 one threshold voltage drop ( $V_t$ ) below  $V_{CCB}$ , thereby  
17 preventing transistor 1801 from turning on.

18 The  $X_i\#$  signal is driven low and then the  $X_j$  signal is  
19 driven high to activate word line 303. Under these  
20 conditions, pull up transistor 401 turns on, thereby  
21 coupling word line 303 to the  $V_{BBS}$  voltage coupling circuit  
22 1800. Immediately after transistor 401 is turned on, the  
23 high state of the  $X_j$  signal is propagating through the  
24 chain of inverters 1811-1814 and has not reached node N1.  
25 During this time, p-channel transistor 1804 remains on,  
26 coupling the  $V_{BBS}$  supply line to receive the  $V_{dd}$  supply  
27 voltage. Also during this time, the low state of node N1  
28 pulls the source and drain of capacitor-coupled transistor  
29 1803 to a low state. Transistor 1802 is connected as an  
30 MOS diode with its gate and drain connected to the  $V_{CCB}$   
31 supply line. Transistor 1802 therefore limits the voltage  
32 at node N2 to no more than one threshold voltage ( $V_t$ ) below  
33 the  $V_{CCB}$  voltage, or to a potential approximately equal to  
34 the  $V_{dd}$  supply voltage. Consequently, capacitor 1803 is  
35 initially charged to a voltage approximately equal to the

1      $V_{dd}$  supply voltage (i.e., the voltage across transistor  
2     1803 is approximately equal to  $V_{dd}$ ).

3             When the high state of the  $X_j$  signal reaches node N1,  
4     transistor 1804 is turned off, thereby de-coupling the  $V_{BBC}$   
5     voltage supply line from the  $V_{dd}$  voltage supply terminal.  
6     The high voltage at node N1 also causes capacitor 1803 to  
7     pull node N2 up to a voltage equal to  $2V_{dd}$ . The  $2V_{dd}$   
8     voltage at node N2 turns on n-channel transistor 1801,  
9     thereby coupling the  $V_{CCB}$  voltage supply line to the  $V_{BBC}$   
10    voltage supply line.

11            Although the invention has been described in  
12    connection with several embodiments, it is understood that  
13    this invention is not limited to the embodiments  
14    disclosed, but is capable of various modifications which  
15    would be apparent to a person skilled in the art. Thus,  
16    the invention is limited only by the following claims.

1        CLAIMS

2            What is claimed is:

3

4            1.    A memory system that operates in response to a  
5            positive supply voltage and a ground supply voltage, the  
6            memory system comprising:

7                    a dynamic random access memory (DRAM) cell;  
8                    a word line coupled to the DRAM cell, wherein  
9            the word line is activated to access the DRAM cell;  
10                   a word line driver coupled to the word line; and  
11                   a positive boosted voltage generator for  
12            providing a positive boosted voltage greater than the  
13            positive supply voltage and less than one transistor  
14            threshold voltage greater than the positive supply  
15            voltage, the positive boosted voltage generator being  
16            coupled to the word line driver.

17

18            2.    The memory system of Claim 1, wherein the word  
19            line driver comprises a p-channel transistor coupled  
20            between the word line and the positive boosted voltage  
21            generator, and an n-channel transistor coupled to the word  
22            line.

23

24            3.    The memory system of Claim 2, further comprising  
25            a negative boosted voltage generator for providing a  
26            negative boosted voltage less than the ground supply  
27            voltage, the negative boosted voltage generator being  
28            coupled to the word line driver.

29

30            4.    The memory system of Claim 3, wherein the  
31            negative boosted voltage is less than the ground supply  
32            voltage by a voltage less than the absolute value of one  
33            transistor threshold voltage.

34

35            5.    The memory system of Claim 4, wherein the DRAM  
36            cell comprises:

1           a first p-channel transistor having a gate  
2           coupled to the word line; and  
3           a second p-channel device coupled to the first  
4           p-channel transistor, the second p-channel device  
5           being configured as a storage capacitor.  
6

7           6.    The memory system of Claim 1, wherein the memory  
8           system is fabricated using a conventional logic process.  
9

10          7.    The memory system of Claim 3, further comprising  
11    a coupling circuit coupled between the word line driver  
12    and the negative boosted voltage generator, the coupling  
13    circuit being configured to provide the ground supply  
14    voltage to the word line driver when the word line is  
15    first activated, the coupling circuit further being  
16    configured to provide the negative boosted voltage to the  
17    word line driver when the voltage on the word line falls  
18    below the positive supply voltage.  
19

20          8.    The memory system of Claim 7, wherein the  
21    coupling circuit comprises:  
22           a first transistor coupled between the word line  
23    driver and a terminal providing the ground supply  
24    voltage;  
25           a second transistor coupled between the word  
26    line driver and the negative boosted voltage  
27    generator; and  
28           a delay chain coupled to a gate of the first  
29    transistor.  
30

31          9.    The memory system of Claim 8, further  
32    comprising:  
33           a capacitor coupled between the delay chain and  
34    a gate of the second transistor; and

1           a diode element coupled between the gate of the  
2       second transistor and the negative boosted voltage  
3       generator.

4  
5       10. The memory system of Claim 3, further comprising  
6       a coupling circuit coupled between the n-channel  
7       transistor and the negative boosted voltage generator, the  
8       coupling circuit being configured to couple the negative  
9       boosted voltage generator to the n-channel transistor when  
10      the word line is activated, and the coupling circuit being  
11      configured to provide the ground supply voltage to the n-  
12      channel transistor when the word line is not activated.

13  
14      11. A memory system that operates in response to a  
15      positive supply voltage and a ground supply voltage, the  
16      memory system comprising:  
17          a dynamic random access memory (DRAM) cell;  
18          a word line coupled to the DRAM cell, wherein  
19          the word line is activated to access the DRAM cell;  
20          a word line driver coupled to the word line; and  
21          a negative boosted voltage generator for  
22          providing a negative boosted voltage less than the  
23          ground supply voltage by a voltage less than the  
24          absolute value of one transistor threshold voltage,  
25          wherein the negative boosted voltage generator is  
26          coupled to the word line driver.

27  
28      12. The memory system of Claim 11, wherein the word  
29      line driver comprises an n-channel transistor coupled  
30      between the word line and the negative boosted voltage  
31      generator, and a p-channel transistor coupled to the word  
32      line.

33  
34      13. The memory system of Claim 12, further  
35      comprising a positive boosted voltage generator for  
36      providing a positive boosted voltage greater than the

1 positive supply voltage, the positive boosted voltage  
2 generator being coupled to the word line driver.

3  
4 14. The memory system of Claim 13, wherein the  
5 positive boosted voltage is greater than the positive  
6 supply voltage by less than one transistor threshold  
7 voltage.

8  
9 15. The memory system of Claim 13, further  
10 comprising a coupling circuit between the p-channel  
11 transistor and the positive boosted voltage generator, the  
12 coupling circuit being configured to couple the positive  
13 boosted voltage generator to the p-channel transistor when  
14 the word line is activated, and the coupling circuit being  
15 configured to provide the positive supply voltage to the  
16 p-channel transistor when the word line is not activated.

17  
18 16. The memory system of Claim 15, wherein the DRAM  
19 cell comprises:

20 a first n-channel transistor having a gate  
21 coupled to the word line; and

22 a second n-channel device coupled to the first  
23 n-channel transistor, the second n-channel device  
24 being configured as a storage capacitor.

25  
26 17. The memory system of Claim 11, wherein the  
27 memory system is fabricated using a conventional logic  
28 process.

29  
30 18. The memory system of Claim 13, further  
31 comprising a coupling circuit coupled between the word  
32 line driver and the positive boosted voltage generator,  
33 the coupling circuit being configured to provide the  
34 positive supply voltage to the word line driver when the  
35 word line is first activated, the coupling circuit further  
36 being configured to provide the positive boosted voltage



1 to the word line driver when the voltage on the word line  
2 rises above the ground supply voltage.

3

4 19. The memory system of Claim 18, wherein the  
5 coupling circuit comprises:

6 a first transistor coupled between the word line  
7 driver and a terminal providing the positive supply  
8 voltage;

9 a second transistor coupled between the word  
10 line driver and the positive boosted voltage  
11 generator; and

12 a delay chain coupled to a gate of the first  
13 transistor.

14

15 20. The memory system of Claim 19, further  
16 comprising:

17 a capacitor coupled between the delay chain and  
18 a gate of the second transistor; and

19 a diode element coupled between the gate of the  
20 second transistor and the positive boosted voltage  
21 generator.

22

23 21. A method of driving a word line coupled to a  
24 dynamic random access memory (DRAM) cell, the method  
25 comprising the steps of:

26 generating a negative boosted voltage less than  
27 a ground supply voltage by less than one transistor  
28 threshold voltage;

29 providing the ground supply voltage to the word  
30 line when the word line is first activated; and then

31 providing the negative boosted voltage to the  
32 word line when the voltage on the word line falls  
33 below a positive supply voltage.

34

35 22. The method of Claim 21, further comprising the  
36 steps of:

1           generating a positive boosted voltage greater  
2           than a positive supply voltage by less than one  
3           transistor threshold voltage; and  
4           driving the word line with the positive boosted  
5           voltage when the DRAM cell is not being accessed.

6  
7           23. A method of driving a word line coupled to a  
8           dynamic random access memory (DRAM) cell, the method  
9           comprising the steps of:

10           generating a positive boosted voltage greater  
11           than a positive supply voltage by less than one  
12           transistor threshold voltage;  
13           providing the positive supply voltage to the  
14           word line when the word line is first activated; and  
15           then  
16           providing the positive boosted voltage to the  
17           word line when the voltage on the word line rises  
18           above a ground supply voltage.

19  
20           24. The method of Claim 23, further comprising the  
21           steps of:

22           generating a negative boosted voltage less than  
23           a ground supply voltage by less than one transistor  
24           threshold voltage; and  
25           driving the word line with the negative boosted  
26           voltage when the DRAM cell is not being accessed.

27  
28           25. A charge pump control circuit for generating a  
29           positive boosted voltage that is greater than a positive  
30           supply voltage by less than one threshold voltage, the  
31           charge pump control circuit comprising:

32           a first p-channel transistor having a source  
33           coupled to the positive supply voltage, the first p-  
34           channel transistor having a first channel width;  
35           a first reference current source coupled to a  
36           drain of the first p-channel transistor;

1 a second p-channel transistor having a gate  
2 coupled to a gate of the first p-channel transistor,  
3 the second p-channel transistor having a second  
4 channel width, wherein the second channel width is  
5 greater than the first channel width;

6 a second reference current source coupled to a  
7 drain of the second p-channel transistor; and

8 a third p-channel transistor having a gate and a  
9 drain connected to a source of the second p-channel  
10 transistor, the third p-channel transistor further  
11 having a source coupled to receive the positive  
12 boosted voltage.

13  
14 26. The charge pump control circuit of Claim 25,  
15 wherein the first reference current source has a negative  
16 temperature coefficient.

17  
18 27. The charge pump control circuit of Claim 25,  
19 wherein the second reference current source has a positive  
20 temperature coefficient.

21  
22 28. A charge pump control circuit for generating a  
23 negative boosted voltage that is less than a ground supply  
24 voltage by less than one threshold voltage, the charge  
25 pump control circuit comprising:

26 a first n-channel transistor having a source  
27 coupled to the ground supply voltage, the first p-  
28 channel transistor having a first channel width;

29 a first reference current source coupled to a  
30 drain of the first n-channel transistor;

31 a second n-channel transistor having a gate  
32 coupled to a gate of the first n-channel transistor,  
33 the second n-channel transistor having a second  
34 channel width, wherein the second channel width is  
35 greater than the first channel width;

1           a second reference current source coupled to a  
2           drain of the second n-channel transistor; and  
3           a p-channel transistor having a source connected  
4           to a source of the second n-channel transistor, the  
5           p-channel transistor further having gate and a drain  
6           coupled to receive the negative boosted voltage.

7  
8           29. The charge pump control circuit of Claim 28,  
9           wherein the first reference current source has a negative  
10          temperature coefficient.

11  
12          30. The charge pump control circuit of Claim 29,  
13          wherein the second reference current source has a positive  
14          temperature coefficient.

15  
16  
17  
18




FIG. 1A  
(PRIOR ART)




FIG. 1B  
(PRIOR ART)




FIG. 2  
(PRIOR ART)




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D






FIG. 4

6/14




FIG. 5




FIG. 6

8/14







FIG. 7

FIG. 8  
(PRIOR ART)FIG. 9A  
(PRIOR ART)FIG. 9B  
(PRIOR ART)




FIG. 10






FIG. 11






FIG. 14




FIG. 15






FIG. 16




FIG. 17




FIG. 18

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 99/18536

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 G11C5/14 G11C8/00 G11C11/408

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 493 659 A (IBM) 8 July 1992 (1992-07-08) the whole document	1
A	EP 0 632 462-A (IBM) 4 January 1995 (1995-01-04) the whole document	1
A	PATENT ABSTRACTS OF JAPAN vol. 1996, no. 07, 31 July 1996 (1996-07-31) & JP 08 063964 A (MITSUBISHI ELECTRIC CORP), 8 March 1996 (1996-03-08) abstract	11
-/-		

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"S" document member of the same patent family

Date of the actual completion of the international search

21 December 1999

Date of mailing of the international search report

11/01/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3018

Authorized officer

Degraeve, L

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 99/18536

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 460 694 A (NIPPON ELECTRIC CO) 11 December 1991 (1991-12-11) column 7, line 53 -column 14, line 32; figures 5,6	11
A	US 5 297 104 A (NAKASHIMA TAKASHI) 22 March 1994 (1994-03-22) the whole document	1

# INTERNATIONAL SEARCH REPORT

Information on patent family members

In International Application No

PCT/US 99/18536

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0493659 A	08-07-1992	US 5075571 A DE 69126292 D DE 69126292 T JP 2103131 C JP 6209090 A JP 8017226 B	24-12-1991 03-07-1997 11-12-1997 22-10-1996 26-07-1994 21-02-1996
EP 0632462 A	04-01-1995	JP 2731701 B JP 7065573 A US 5504702 A	25-03-1998 10-03-1995 02-04-1996
JP 08063964 A	08-03-1996	NONE	
EP 0460694 A	11-12-1991	JP 4042494 A DE 69130589 D DE 69130589 T KR 9509230 B US 5287325 A	13-02-1992 21-01-1999 15-07-1999 18-08-1995 15-02-1994
US 5297104 A	22-03-1994	KR 9402859 B JP 2662335 B JP 5089673 A	04-04-1994 08-10-1997 09-04-1993